GitHub3 年
Verilog module for converting from AXI4 MM of Zynq GEM Ethernet DMA to AXI-Stream with ...
Xilinx/HLS_packet_processing#3 However, to start with, I'm only uploading the SystemVerilog and Verilog wrapper (for block diagram integration) of the core component which converts AXI4 as generated ...