This chapter provides an overview of the HVX load/store instructions, compute instructions, VLIW packet rules, dependency, and scheduling rules. Section 4.7 gives a summary of all hexagon slot, HVX resource, and instruction latency for all instruction categories.